hi sir
i am attaching the two files where i have tried simulating 2 by 2 ROM, both in binary and digital logic. it is giving me following error while running system modeler simulation centre
please see if it can be addressed
Related topics
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| DLATROM is showing build process failed | 0 | 10500 | October 3, 2014 | |
| how to connect DLATRAM in System Modeler? | 4 | 12726 | October 15, 2014 | |
| errors during simulating result | 2 | 11315 | January 29, 2016 | |
| Toggling flip-flop does not work :-( | 1 | 12784 | March 10, 2015 | |
| My first model is a big failure | 1 | 7226 | May 22, 2014 |